STATIC PASS TRANSISTOR LOGIC WITH TRANSISTORS WITH MULTIPLE VERTICAL GATES

Abstract of the Disclosure

Static pass transistor logic having transistors with multiple vertical gates are described. Multiple vertical gates are edge defined with only a single transistor being required for multiple logic inputs. Thus a minimal surface area is required for each logic input. The static pass transistor includes a transistor which has a horizontal depletion mode channel region between a single source and drain region.

A number of vertical gates are located above different portions of the depletion mode channel region. A vertical gate is located above a first portion of the depletion mode channel region and is separated therefrom by a first insulator material. A vertical gate is located above a second portion of the channel region and is separated therefrom by a second insulator material. There is no source nor drain region associated with each input and the gates have sub-lithographic horizontal dimensions by virtue of being edge defined vertical gates.

"Express Mail" mailing label number: <u>EV370240156US</u>

Date of Deposit: March 1, 2004

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to the Commissioner for Patents, Mail Stop Patent Application, P.O. Box 1450, Alexandria, VA 22313-1450.

10

15